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Abstract—This paper is concerned with the adaptation to
hardware of methods for Euclidean norm projections onto the
parity polytope and probability simplex. We first refine recent
efforts to develop efficient methods of projection onto the parity
polytope. Our resulting algorithm can be configured to have either
average computational complexity O (d) or worst case complexity
O (d log d) on a serial processor where d is the dimension of
projection space. We show how to adapt our projection routine to
hardware. Our projection method uses a sub-routine that involves
another Euclidean projection; onto the probability simplex. We
therefore explain how to adapt to hardware a well know simplex
projection algorithm. The hardware implementations of both
projection algorithms achieve area scalings of O(d (log d)2) at
a delay of O((log d)2). Finally, we present numerical results in
which we evaluate the fixed-point accuracy and resource scaling
of these algorithms when targeting a modern FPGA.
I. INTRODUCTION
The need for hardware-compatible algorithms that can
project onto the parity polytope, and onto the probability sim-
plex, is motivated by linear program (LP) decoding techniques
for LDPC codes. LP decoding of error-correcting codes is
a relatively new concept that originated in Jon Feldman’s
Ph.D. [1], [2]. Since then, much work has been done to make
this approach more appealing to practical implementation.
For example, progress has been made by approximating the
LP decoding problem by a solver that has linear complexity
in blocklength [3], [4]. Additionally, [5] showed how the
complexity and performance of LP decoding can be improved
by starting with a simple linear program and adaptively adding
constraints. More recently, [6] applied the ADMM decompo-
sition technique from [7] to LP decoding. This decomposition
gives rise to a distributed algorithm which relies heavily on
parity polytope projections. We will see that projection onto
the probability simplex plays a integral role in parity polytope
projections.
Hardware implementation of these projection algorithms
are needed in order for ADMM decoding to be practical.
This is especially true for applications with stringent reliability
requirements and high data rates (e.g., optical transport). These
are also the applications for which the theoretical guarantees
of LP decoding are especially attractive. Therefore, this study
is the first step in determining whether or not ADMM is a
commercially viable LP decoding algorithm.
First, we review the state of available projection techniques
in Section II. Then we evaluate and choose algorithms that
are suitable for hardware implementation in Section III. For
Fig. 1: Visualization of PP3
projecting onto the parity polytope, we develop a new tech-
nique based on previous approaches, but more compatible with
hardware. The correctness of this method is proved. Section IV
is dedicated to the adaptation of the algorithms to hardware.
Finally, we implement the selected projection algorithms in
Verilog and synthesize them for an Altera Stratix V FPGA.
This allows us to investigate fixed-point precision effects as
well as resource scaling. Findings are reported in Section V.
Because of the spreading use of FPGA and hardware
acceleration in computing, we anticipate the developments and
experiments in this paper will be of interest to fields other
than error-correction coding (e.g., optimization and machine
learning). Therefore, we present our results in full generality,
outside the specific context of error-correction.
II. BACKGROUND
A. Projecting onto the Parity Polytope
As visualized in Fig. 1, the parity polytope is defined as the
convex hull of all even weight vertices of the unit hyper-cube,
i.e.,
PPd := conv
({
e ∈ {0, 1}d : ‖e‖1 even
})
.
The parity polytope is a polyhedron. Therefore, as dis-
cussed in [6], projecting a point v ∈ Rd onto PPd is a quadratic
program,
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(v) = arg min
z∈PPd
‖v − z‖22, (1)
where (Euclidean) projection onto the set X is denoted∏X (·).
A computationally tractable approach to solving (1) was
given in [6]. The approach involves a “two-slice” character-
istic of points in the parity polytope. These points can be
represented as a convex combination of binary vectors with
weight r or r + 2 for some even integer r. The authors show
that the projection is invariant to the ordering of input vector
components. By first applying a sort, finding the two-slice
representation of the projection is reduced to an optimization
over a piecewise linear function that has O (d) complexity. The
two-slice approach is limited by the sorting and desorting of
vector components, which gives it a computational complexity
of O (d log d).
Zhang and Siegel developed a more efficient projection
algorithm in [8]. Their algorithm first determines the facet
of the parity polytope on which the projection lies. They
then project onto said facet. Determining the correct parity
polytope facet is achieved by employing the authors’ “cut
search” algorithm, fully described in [9]. To project a point
onto the facet found, the authors use the same optimization
over a piecewise linear function described in [6]. This method
is less complex than [6] because the sort and desort operations
in [6] are replaced by the cut search operation. However,
due to this change a sort is still required in solving the
piecewise linear optimization problem, resulting in the same
order computational complexity O (d log d).
Even more recently, another projection algorithm was pro-
posed in [10]. The first improvement is to use a partial sort
on input vector components instead of a full sort (as in [6])
to obtain the same result. Second, the authors show that the
projection’s two-slice representation can be computed via a
projection onto the probability simplex. Both of these oper-
ations have expected complexity that is linear in dimension,
giving the entire projection algorithm an expected computa-
tional complexity of O (d). However, worst case complexity
is quadratic.
B. Projecting onto the Probability Simplex
The probability simplex Sd is defined as the set of all
positive vectors whose components sum to one. Precisely:
Sd :=
{
x ∈ Rd : 1>x = 1, xi ≥ 0
}
.
Fig. 2 visualizes the probability simplex in R3. Similar to the
parity polytope, projection onto this set is a quadratic program:∏
Sd
(v) = arg min
z∈Sd
‖v − z‖22.
An excellent reference for projection onto the probabil-
ity simplex is found in [11]. The authors first develop a
method for simplex projection that uses a sorting of the input
components. The complexity is O (d log d). Next, the authors
develop a linear expected complexity (quadratic worst case
complexity) algorithm that performs similar calculations to
Fig. 2: Visualization of S3
their first approach in an iterative manner. Additionally, the
authors describe how to use projection onto the probability
simplex to compute projection onto the `1-ball.
III. ALGORITHMIC ADAPTATION
Before tackling the hardware implementation of the pro-
jection algorithms, we evaluate the techniques discussed in
Section II for their hardware compatibility. Criteria we use
include computational complexity, delay, parallizability, and
input invariance. By input invariance we mean that the same
operations are performed regardless of input values.
A. Adapting the Parity Polytope Projection
The parity polytope projection routines specified in [6] and
[8] contain the same overall structure and computational com-
plexity which scales well. The drawback of these algorithms is
their iterative nature. This results in high delay, low potential
for parallelization, and input dependence.
The projection routine from [10] has good overall structure
and excellent computational complexity. However, we believe
it is difficult to adapt this algorithm’s average complexity to
hardware. The technique relies on a partial sort for which
we have not found a general hardware technique (except to
implement a partial sort via a full sort). Additionally, the
simplex projection suggested in [10] is poorly suited for
hardware. We will see another routine for the latter task that
maps well to hardware.
Each of the algorithms discussed above has its own merits,
yet we believe none is suitable for hardware adaptation.
Therefore we introduce a novel approach by combining two of
the techniques. This new method is similar to that presented in
[10]. However, we employ the cut search method used in [8]
to identify which facet to project onto. We then perform the
projection using a probability simplex projection. Doing this
avoids the partial sort and replaces it with a guaranteed linear
complexity component. Algorithm 1 describes this method in
full. Definition 1 provides a similarity transformation that is
used in the proposed algorithm.
Definition 1. Given a vector v ∈ Rd and a vector f ∈ {0, 1}d,
we define the operator Tf : Rd → Rd as
Tf (v)i =
{
1− vi if fi = 1
vi if fi = 0
where v = Tf (Tf (v)). Note that this is very similar to
Definition 2 in [10].
Algorithm 1 Hardware Compatible Projection onto PPd
Input: v ∈ Rd
Output: w ∈ PPd
1: vˆ =
∏
[0,1]d (v)
2: fi =
1 if vˆi > 120 otherwise i = 1, . . . , d
3: if 1>f is even then
4: i∗ = argmini | 12 − vˆi|
5: fi∗ = 1− fi∗
6: end if
7: v˜ = Tf (v)
8: if 1>
∏
[0,1]d (v˜) ≥ 1 then
9: w = vˆ
10: else
11: u =
∏
Sd (v˜)
12: w = Tf (u)
13: end if
We demonstrate the correctness of the algorithm by par-
titioning the possible inputs into two cases. The first case is
when the unit cube projection of the algorithm input is in
the parity polytope. i.e.,
∏
[0,1]d (v) ∈ PPd. The second case
covers all other inputs.
As we will see, Theorem 1 (below) provides the test to
differentiate between the two cases. This theorem is used on
line 8 of Algorithm 1. First we introduce a lemma that aids in
the development of the theorem.
Lemma 1. Given v ∈ Rd and f ∈ {0, 1}d,
Tf
(∏
[0,1]d
(v)
)
=
∏
[0,1]d
(Tf (v)) . (2)
Proof: First note that both Tf (·) and
∏
[0,1]d (·) are
component-wise operators. Therefore the lemma can be proved
by examining a single component. We now consider the cases
of fi. When fi = 0, then Tf (v)i = vi. This gives equality in
(2) for all cases of vi.
When fi = 1, we consider three cases for vi. First, if
vi ≤ 0, the left hand side of (2) becomes 1. Also, Tf (v)i
will be greater than 1, making the right hand side 1. Second,
if vi ≥ 0, the left hand side becomes 0. Also, Tf (v)i will be
less than 0, making the right hand side 0. Finally, if 0 < vi < 1
the left hand side becomes 1 − vi. The right hand side also
reduces to 1− vi since 1− vi is between 0 and 1.
Theorem 1. Given v ∈ Rd and f ∈ {0, 1}d as calculated in
Algorithm 1,
1>
∏
[0,1]d
(Tf (v)) ≥ 1 iff
∏
[0,1]d
(v) ∈ PPd.
Proof: We use Lemma 1 to transform this inequality into
a parity polytope membership test for vectors in the unit cube
applied to
∏
[0,1]d (v). The parity polytope membership test is
that used by the cut search algorithm implementation in [8].
Since the parity polytope is a subset of the unit cube,
we return
∏
[0,1]d (v) when v satisfies Theorem 1 (line 9 of
Algorithm 1). When v does not satisfy Theorem 1, we find
the projection onto the parity polytope via a projection onto
the probability simplex (lines 11 and 12 of Algorithm 1). The
correctness of this method is given by Theorem 2 below.
Theorem 2. Given v ∈ Rd such that ∏[0,1]d (v) /∈ PPd and
f ∈ {0, 1}d as calculated in Algorithm 1,∏
PPd
(v) = Tf
(∏
Sd
(Tf (v))
)
.
Proof: We start with optimization problem (18) presented
in [8]. We then apply the change of variable x = Tf (y). This
gives us a projection onto the probability simplex.
This projection algorithm can be configured to have O (d)
average complexity or O (d log d) worst case complexity de-
pending on the implementation of
∏
Sd (·) as outlined in
Section II-B.
B. Adapting the Probability Simplex Projection
We considered both methods presented in [11] for hardware
based projection onto the probability simplex. One has linear
expected complexity, but is highly input dependent and itera-
tive. This makes it a bad candidate for hardware. Because of
this, we use the other method from [11] which has O (d log d)
computational complexity. It is logical that this complexity is
necessary since the expected linear time algorithm performs
the same computations as the O (d log d) algorithm while
avoiding, or combining, operations when possible. It is exactly
this characteristic that makes the algorithm unsuitable for hard-
ware. The technique we use is described fully by Algorithm 2,
below. As can be guessed, the descending sort operation sorts
the vector components into descending order.
Algorithm 2 Hardware Compatible Projection onto Sd
Input: v ∈ Rd
Output: w ∈ Sd
1: µ = descendingSort (v)
2: si =
1
i
(
i∑
j=1
µj − 1
)
i = 1, . . . , d
3: ρ = max {i ∈ {1, . . . , d} : µi > si}
4: wi = max {vi − sρ, 0} i = 1, . . . , d
We have not made any modifications to the statement of
this algorithm in [11].
IV. HARDWARE IMPLEMENTATION
We now discuss the implementation and architectural
choices we made to realize, in hardware, a routine that projects
onto the parity polytope. To measure the efficiency of our
implementation we consider the FPGA area usage of the
synthesized algorithm, as well as delay.
We make a comment regarding the fixed-point represen-
tation we use in our implementations. Within certain sub-
modules of the projection routine we provide enough ad-
ditional dynamic range to avoid overflow. Then, after the
projection is computed, excess bits are truncated to deliver
an output with the same bit width as the projection module
input.
A. Implementing the Parity Polytope Projection
The majority of steps in Algorithm 1 comprise straightfor-
ward operations that map directly to parallelizable hardware
constructs with linear complexity and constant delay. There
are two exceptions to this: the simplex projection and the
argmin operation. The simplex projection will be discussed
in a subsequent section. The argmin operation on line 4 of
Algorithm 1 warrants an explanation, as it does not have
constant delay.
1) Argmin: The output of the argmin module is the mini-
mum along with a one-hot indicator vector that indicates which
element of the input vector was minimal. This calculation is
realized using a min-tree where each node recursively calls
two argmin operations. Using the two minima received, the
indicator vector of the higher value is zeroed and concatenated
with the indicator vector of the lower value. This construction
has linear complexity and logarithmic delay.
B. Implementing the Probability Simplex Projection
We now explain the various operations in the probability
simplex projection that do not map trivially to hardware
implementation. We will see in this section that the realization
in hardware increases the computation complexity (as mea-
sured by area usage) of the projections from O (d (log d)) to
O(d (log d)2). This increase is due to a parallel implementation
of the sort operation.
1) Sort: As mentioned, sorting is a key aspect of the projec-
tion algorithm developed in [6]. Sorting is relevant due to the
permutation symmetry of the parity polytope. Unfortunately,
most sorting methods are highly input dependent. For example,
quick-sort makes recursive calls of varying size depending on
the input data and the pivot value. We instead use sorting
networks. These are circuits composed of compare and swap
modules that perform the same operations regardless of the
input data. Sorting networks are explained in detail in [12].
Our construction relies on delay-optimal sorting networks
for dimension 16 or less, specified in [12]. For larger dimen-
sions we use Batcher’s odd-even merge-sort (also discussed
in [12]) with recursive calls to the optimal sorting networks
when possible. Batcher’s sort has the same recursive structure
as a standard merge sort. However, the merging operation
is performed in a clever manner that is input invariant. The
price of invariance is an increase in area to O(d (log d)2)
with a delay of O((log d)2). We comment that another sorting
network, the AKS network, scales better in dimension than
our approach. However, according to [12], AKS networks are
completely impractical in any application.
2) Prefix Sum: Prefix sum refers to the sum operation
on line 2 in Algorithm 2 whereby all partial sums of the
sorted vector are obtained. Performing this operation efficiently
in serial is straightforward. It is less obvious that a parallel
algorithm can perform this computation with logarithmic de-
lay and linear complexity. However, several such algorithms
indeed do exist and have been tested [13] for their hardware
compatibility in an FPGA. In [13] the construction of Ladner
and Fischer [14] scales best with respect to delay and area.
We therefore use their method. It should be noted that this
method achieves the minimum possible delay of dlog2 de add
operations on its critical path.
3) Max Index: Max index is the operation performed on
line 3 of Algorithm 2. The max index module takes as input
a bit vector of length d where the high bits represent the set
of indices from which we want to select the maximum. The
module creates a one-hot bit vector where the high bit in the
output corresponds to the largest index high bit in the input.
We can see that in order for the ith output bit to be high, the ith
input bit must be high and all input bits above it must be low.
Writing out the Boolean expression for each output bit, we can
observe that this module is a prefix operation having almost
identical structure to the previously mentioned prefix sum. We
take the same approach as already described for prefix sum.
The difference being the use of logical AND operations instead
of additions.
Now that we have addressed how non-trivial operations will
be mapped into hardware, we can evaluate the complexity of
the projection hardware module. The sort operation is the most
expensive module to implement. It gives the entire parity poly-
tope projection module an area complexity of O(d (log d)2)
with O((log d)2) delay.
V. RESULTS
A. Fixed Point Effects
1) Projections in the Unit Cube: The objective of our
first experiment is to determine the accuracy of the proposed
projection algorithms when implemented in fixed-point. To
test accuracy, we generate vectors uniformly at random from
the three dimensional unit cube. We then project the vectors
onto the parity polytope and probability simplex using varying
degrees of fixed-point accuracy.
To quantify the degradation with bit width, we start by
generating double precision random vectors in MATLAB. We
then apply a uniform quantizer to these vectors. This creates
the fixed-point representation of the points to be projected.
The fixed-point representation of the input and output vectors
were both given 1 sign bit, 0 integer bits, and a varying
number of fraction bits. This is because the absolute value of
vector components will not exceed 1. These fixed-point vectors
were then projected onto the parity polytope and probability
simplex using the Verilog modules we created. As a point
of comparison, the double precision input vectors were also
projected onto the parity polytope and probability simplex.
Fig. 3: Accuracy for Unit Cube Projection onto PP3 and S3
This latter projection was performed in MATLAB using double
precision arithmetic.
The average dimension normalized squared error is shown
in Fig. 3 for the quantized input, for the fixed-point parity
polytope projection, and for the fixed-point probability simplex
projection. The error measurement for each curve is relative
to the corresponding double precision calculation. The fixed-
point width is varied from 2 to 16 bits, corresponding to a
number of fraction bits varying from 1 to 15.
As would be expected for uniform quantization over a
fixed range, the input error decreases exponentially (recall the
6dB/bit SNR rule of thumb). We also find that the projection
error decreases exponentially in bit width. We believe the zig-
zag in the projection error plot results from the fixed-point
representation of 1/3 in line 2 of Algorithm 2. Every second
bit that is added to the binary representation of 1/3 gives a
disproportionate amount of accuracy since the representation
is alternating 0s and 1s (i.e., 1/3 = 0.1010101 . . . ).
The general shape of the curve - the exponential decrease in
error - was seen for all trials on all dimensions (we simulated
projections for various dimensions up to d = 27). These
results are not shown here since the zig-zagging effect is not
as pronounced when there are more fractions from line 2 of
Algorithm 2 that cannot be represented exactly.
2) Gaussian Projections: The second fixed-point precision
experiment investigates the trade-off between dynamic range
and accuracy when projecting onto the parity polytope. Our
approach is similar to the first experiment except the random
input vector components have a normal distribution with mean
zero and variance of 16.
Fig. 4 shows how the accuracy of various fixed-point
representations compare to double precision projections. The
input representation of all trials contains 1 sign sign bit. Each
curve represents a different number of integer bits for the
input representation. The x-axis shows the total fixed-point
width. It is varied by changing the number of fraction bits
in the input representation. Every output representation is
composed of 1 sign bit, 1 integer bit, and a varying number
Fig. 4: Accuracy for N (0, 16) Projection onto PP9
of fraction bits giving the same fixed-point width as the input.
We can see that the various error curves in Fig. 4 start at
different locations. This is because each representation requires
a different minimum width to accommodate its sign bit and
integer bits.
For representations having 0, 1, or 2 integer bits in the
input fixed-point representation, there is a small period of
exponential decrease in error. This is followed by a saturation
regime due to a lack of dynamic range. The 2 integer bit trial
was the only curve with non-trivial error bars. Therefore they
are displayed.
The 3 and 4 integer bit representations overcome the lack
of dynamic range. This is indicated by the exponential decrease
in error across the entire plotted range. We also observe that 3
integer bits performs better than 4 for all visible widths. This
indicates that, for this class of input vectors, an extra bit is
better spent on accuracy than on dynamic range.
Finally, we can also see what the optimal representation
format is with regard to squared error. Below a fixed-point
width of 8 bits, 2 integer bits is the best choice. Bits are
better spent on accuracy than on dynamic range. However,
when more than 8 bits are used in the representation, only
having 2 integer bits results in a saturation regime, making
the 3 integer bit representation the better choice.
B. Resource Scaling
We also synthesized the circuits in question for a range
of dimensions to obtain real measurements of area and delay
scaling. This synthesis was performed for an Altera Stratix
V FPGA (model 5SGXEA7N2F45C2) which has 234,720
adaptive logic modules. The two projection circuits along with
the sorting circuit were configured to have 8 bits of fixed-
point precision: 1 sign bit, 1 integer bit, and 6 fraction bits
for both input and output. The percentage of logic modules
consumed by the synthesized circuits is a meaningful proxy
measurement for area. In order to make the measurement even
more meaningful, we disabled the synthesizer’s ability to map
arithmetic operations to dedicated DSP blocks.
Fig. 5: Measured Area Scaling
Fig. 6: Measured Delay Scaling
The area measurements plotted in Fig. 5 make the super-
linear area scaling described in Section IV visible. We can also
see that all three modules follow similar area curves, indicating
that the sort operation is the complexity dominating module.
In order to observe practical delay scaling, we measured the
critical path delay of the compiled circuits. Keep in mind that
these circuits were compiled without any pipelining. Delay
measurements are shown in Fig. 6.
Similar to the area experiment, we see that delay mea-
surements roughly follow the O((log d)2) scaling predicted in
Section IV. In addition, the curves are quite similar. This is
further evidence that the sort operation is the delay dominating
module. Note also the jumps in area and delay at dimensions
that are powers of two in Fig. 5 and Fig. 6. These jumps
occur because another layer must be added to the merge sort,
emphasizing again the effect sorting has on the projection
routines.
VI. CONCLUSION
In this paper, we reviewed two essential optimization prob-
lems that have high throughput applications: projection onto
the parity polytope and projection onto the probability simplex.
Building off previous innovations, we were able to create
hardware friendly algorithms to realize these projections. This
enabled the creation of fixed-point implementations that were
tested and found to have viable error curves and resource
footprints.
The next step in our research is to apply these results
to decoding error-correcting codes. We believe this will lead
to a proof of concept for the LP decoding algorithm pro-
posed in [6]. We also believe that further research into more
efficient, hardware compatible, projection algorithms would
be extremely useful. This would be especially true if said
research yields projection algorithms that completely avoid a
sort operation.
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